Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
📊 Project Info
- Language
- SystemVerilog
- Stars
- ⭐ 92
- Forks
- 45
- Ranking
- #3
- Collection
- Language
- Trending Date
- July 12, 2026
- Last Push
- 6/29/2026
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)