CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.
📊 Project Info
- Language
- SystemVerilog
- Stars
- ⭐ 577
- Forks
- 538
- Today
- +2
- Ranking
- #4
- Collection
- Language
- Trending Date
- July 15, 2026
- Last Push
- 7/14/2026
📸 Screenshots
